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Abstract 
This paper describes a software-radio architecture 
developed for providing real-time wide-band radio commu- 
nication capabilities in a form attractive for advanced 3G 
systems research. It is currently being used to implement 
signaling methods and protocols imilar, but not limited to, 
evolving 3G radio standards (e.g. UMTS, CDMA2000). An 
overview of the hardware system is provided along with 
example software implementations on both high-perfo- 
mance DSP systems and conventional microprocessors. 
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UNE PLATEFORME RADIO LOGICIELLE 
OUVERTE POUR LES SYSTI~MES 3G+ 
R6sum6 
Cet article ddcrit une plate-forme radio logicielle 
reconfigurable, permettant de rdaliser d'une manibre 
souple des traitements en temps rdel sur une interface 
radio de type ~G. Cette plate-forme st actuellement u i- 
lisde pour implementer des mdthodes de 
transmission-rdception ainsi que des protocoles, inspirds 
des normes 3G (UMTS, CDMA2000). Une vue d'ensemble 
de l'architecture matdrielle st donnde dans cet article 
ainsi que des exemples d'implantations logicielles, aussi 
bien sur processeurs de traitement du signal (DSP) que 
sur des processeurs classiques. 
Mots cl6s: Radiocommunication service mobile, Traitement 
num6rique signal, Interface radio, Radio logicielle, Installation essai, 
Architecture syst~me, Emetteur, R6cepteur, UMTS. 
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I. INTRODUCTION AND MOTIVATION 
The presence of several different wireless communi- 
cation standards and the wide variety of services provided 
by mobile communication perators has created the pro- 
blem of providing universal seamless connection to custo- 
mers with different service requirements atany point on 
the globe. Software Radio is an enabling technology for 
systems aiming at handling several different standards 
and different services and thus represents a solution to 
this problem. Generally, Software Radio is a very broad 
term encompassing several levels in the protocol stack 
(see e.g. [1, 2, 3] and references therein). Motivated by 
the worldwide activity around third generation (3G) 
mobile communication systems, Eurrcom and Er'~ have 
launched ajoint project whose objective is to design and 
implement a real-time software radio communication 
platform to validate advanced mobile communication 
signal processing algorithms. The right to transmit has 
been granted for one 5 MHz UMTS channel in both France 
and Switzerland for experimental purposes. 
The platform is characterized bythe following major 
features: 
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9 Flexibility, achievable by a software driven system. 
9 Duplex communication. 
9 Multiple antennas transmit and receive signal pro- 
cessing (i.e. joint spatio-temporal signal processing). 
Flexibility remains a key word for a software-defi- 
ned system. In our case it serves everal purposes. For 
instance one may perform propagation channel measu- 
rements and transmitter characterization, evaluate the 
performance of different signal processing algorithms 
for both single user and multi-user systems under dif- 
ferent operating conditions. Duplex communication is
also necessary to allow higher-layer protocol testing 
and services, and to analyze more complex system 
aspects, such as multiple-access, power control, and 
optimize down-link signal processing from up-link 
measurements. In a second phase, the platform will 
allow Multiple-antenna signal processing, or more 
generally, spatio-temporal signal processing (also 
known as array processing) since this a very promising 
ensemble of techniques able to significantly increase 
the capacity of wireless communication systems. 
The main focus of this paper is on the description of 
the basic platform architecture and signal processing to 
implement the essential physical ayer level procedures 
of the UMTS standard operating in Time Division Duplex 
(UMTS/TDD) mode. 
At the physical ayer level, Software Radio gene- 
rally requires the development of signal processing 
algorithms uited to implementation  a general pur- 
pose programmable processor (as opposed to analog or 
digital dedicated hardware). For this reason the posi- 
tion of Analog to Digital (A/D) and Digital to Analog 
(D/A) conversion must be moved as close as possible to 
the antennas. The goal is to perform operations like 
channel selection [4, 5], synchronization a d detection 
in the all-digital domain, by using high performance 
Digital Signal Processors (DSPS). Special care must be 
dedicated to the transmission and reception front-end 
architecture. In fact, this should be independent on sys- 
tem-dependent parameters like the signal bandwidth 
and the symbol (or chip, in a CDMA system) rate. When 
designing software radio algorithms it is assumed that 
a multi-band Radio Frequency (RF) section takes care 
of translating the desired signal from a fixed Interme- 
diate Frequency (IF) carrier to the required R~ carrier in 
the transmitter, and vice-versa in the receiver. Then we 
are concerned with the efficient generation of an 1F 
analog signal from a baseband igital signal (transmit- 
ter front-end) and with the reverse operation (receiver 
front-end). Once the end-to-end transmitter receiver 
architecture is defined the next step consists in syn- 
chronizing the receiver, estimating the channels asso- 
ciated with the users, and eventually detecting the 
transmitted symbols. All these operations are perfor- 
med in real-time on our platform. 
The adopted modulation scheme (BPSK and QPSK), the 
spread signal bandwidth (5 MHz), the spreading ain 
(DS-CDMA with allowed spreading ain of 1, 2, 4, 8, 16) 
and the frequency band (around 2.1 GHz) are the same as 
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those defined in the UMTS/TDD specifications. The TDD 
mode has been chosen because under certain circums- 
tances it allows the exploitation of the channel recipro- 
city between up-link and down-link in duplex 
communication, and also reduces the DSP computational 
load for a given bandwidth. 
The solutions proposed in this paper can also be 
applied to a wide class of linearly-modulated digital 
signals (including most of today's and future mobile 
communications standards, like GSM, IS-54, IS-136, 
~S-95, and DECT (see e.g. [6] and references therein), 
UMTS (both FDO and TOO modes) [71, CDMA2000 (see 
e.g. [8, 9]) and EDGE (see e.g. [10] and references 
therein). 
II. SYSTEM ARCHITECTURE 
In a first phase, the development of the platform has 
been based on a single antenna architecture for the 
Mobile Terminal (MT) as well as for the Base Station 
(BTS). The retained architecture p rmits to easily enhance 
the capabilities of the platform without redesigning the 
essential hardware and software parts. 
The BTS and the MT are based on the same hardware 
platform and differ only in the software implementation. 
The different hardware parts of the platform are highly 
partitioned in order to enable the use of as many standard 
cards and components a  possible. 
The hardware portion of the test-bed consists of 
4 elements which are under software control, namely 
1. a pct bus based reconfigurable data acquisition card 
(DAQ) based on a Field Programmable Gate Array 
(FPGA) 
2. an RF front-end 
9 a single stage up/down-conversion from/to a 
70 MHz intermediate frequency (IF) carrier with 
time-division-duplex (TDD) multiplexing 
9 1 high-speed 12-bit bandpass sampling A/D 
converter (fADC = 14.7456 MHz) 
9 1 high-speed 12-bit up-sampling D/A converter 
(fDAC = 8 X fADC = 117.9648 MHz) 
9 8 slow D/A converters for controlling various 
amplifier gains on the RF card 
9 control for various witches on RF card 
3. a clock card for generating sampling clocks (fixed 
frequency) and local oscillators (programmable 
frequency) 
We show a simplified block diagram of the entire sys- 
tem for a single antenna in Figure 1. 
We have considered two software implementations, 
the first using a combination of commercially available 
embedded DSP cards and a common PC and the second 
using the DSP units (e.g. MMX) of a standard PC under an 
operating system proving hard real-time support 
(e.g. RTLinux). Both run in real-time and are compatible 
over the air. 
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tunable gain control and directly sampled at 
14.7456 MSamp/s The samples are transferred via a rib- 
bon cable using high-speed line drivers to the data acqui- 
sition unit (DAQ). The mode of the transceiver 
(i.e. transmission, reception, calibration) is fully control- 
lable from the software portion of the platform. 
On the transmission end (Tx), samples from the DAQ 
arrive at a rate of 14.7456 MSamp/s and drive a hard- 
ware up-sampling circuit and a high-speed D/A conver- 
ter (117.9648 MSamp/s) to directly synthesize the 70 
MHz IF signal. This procedure is described in more 
detail in 11.1.2. This signal is then amplified, up-conver- 
ted to RE, filtered and amplified by a variable-gain 
power amplifier. 
Special ow-speed lines control the gains of the Rx 
variable-gain amplifier and Tx Power Amplifier, LO fre- 
quency, as well as the antenna switch. Although not 
included in Figure 2, automatic wide-band calibration 
capabilities (for both Tx and Rx) are included in the 
design, which are required for multiantenna systems (see 
e.g. [11]). These will be used in a later stage of the pro- 
ject where the architecture will be extended to implement 
multiple antenna transceivers. The basic characteristics 
of the RF frontend are summarized in Table I. 
II.1. RV Front-end 
A simplified block diagram of our RF front-end is 
shown in Figure 2. It was designed in conjunction with 
STMicroelectronics in Geneva, Switzerland. On recep- 
tion (Rx), the RF signal is filtered, amplified and 
down-converted to a 70 MHz intermediate frequency 
(IF). The local oscillator frequency is digitally tunable in 
steps of 500 Hz. The IF signal is amplified by a digitally 
II.1.1. Passband MD Convers ion  
Once the RF signal at the antenna has been 
down-converted to IF, it is sampled by an A/D converter at 
a certain ratefAoc (figure 9). Calling riF(t ) the received IF
analog signal and choosing faoc > 2W according to [4], 
because of the periodicity of the discrete-time signal 
spectrum, the resulting real sampled signal 
r[n] = rlF(n/fAoc) is pass-band with a spectrum replica 
centered at fADC/4 (although fm and fADC at the receiver 
can be different from flF and fAOC at the transmitter, for 
simplicity we use the same notation). 
70MHz 
To Antenna~ ~ )'~ < 
C•• 12-bit samples @16.74 MHz 
AGC-Level 
LO Frequency Control 
~ ~Output Power Control 
70 MHz 
TxJRx Switch 
FIG. 2.  - -  RE Front-end. 
Tdte RF. 
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TABLE I. - -  RF Front-end Characteristics. 
Les caractdristiques d  la t~te radiofrgquence. 
Frequency Band 2100-2170 MHz 
Bandwidth 5 MHz (initially) 
Transmit Power 1 W 
(per antenna) 
Receiver Sensitivity -100 dBm 
Noise Figure < 5 dB 
Input IP3 > -7 dBm 
Duplex mode Time Division 
Rx Gain Control digital tuning, 1 dB steps over 40 dB 
Tx Power Control digital tuning, 1 dB steps over 80 dB range 
Local Oscillator digital tuning, steps of a few kHz 
in each band 
l~F Calibration digital control, Tx and Rx 
Direct IF sampling 12-bit A/D @ 14.7456 MSamp/s 
(70 MHz) on Rx 
Direct IF sampling 12-bit D/A @ 117.9648 MSamp/s 
(70 MHz) on Tx 
Digital Interface High speed: Low-Voltage Differential 
Signaling (LVDS) 
Low speed: 3.3V CMOS line drivers 
Notice that here in order to avoid signal re-sampling 
we suppose the rate fADC to be a multiple integer of the 
chip rate (i.e. fADC = Ncfc where in our implementation 
we set N c = 4). 
Although a base-band version of the received signal 
can be obtained by multiplying r[n] by (_j)n and then by 
low pass filtering, we will show further how the channel 
estimation and the data detection processes can be per- 
formed at pass-band. 
11.1.2. Passband D]A Conversion 
D/A converters have an impulse response PDAC (t) that 
can be approximated as a rectangular pulse of duration 
1/foa c with frequency response of the form of 
sinc(f/fDac ). If the discrete-time input of the D/A conver- 
ter is the pass-band signal x'[n], then the spectrum of the 
output signal is given by 
(1) YQ') = ~ X'O c- ifDac)Sinc~/fDac ) 
i 
where )('09 is the discrete-time Fourier transform of 
x'[n], defined by 
X'OC) = Z x'[nleJ2nnflfDAC 
n 
Hence, the spectrum replica located at frequency 
flF is attenuated and distorted by the D/A impulse res- 
ponse as shown in figure 8(a). A way to reduce the 
attenuation consists of using a D/A converter working 
at rate fa = LD/AfDAC, where LD/z is a suitable integer, 
and up-sampling x'[n] by the factor LD/A. By choosing 
LD/A such that fa >>flF, the spectrum replica around 
flF falls inside the first lobe of the D/A frequency res- 
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ponse since its first zero is located at fe (see figure 
8(b)). Moreover it is possible to compensate in part 
the distortion of the D/A converter by introducing a 
pass-band FIR filter between the up-sampler and the 
D/A converter. The filter must be designed in order to 
enhance the spectrum replica at IF while attenuating 
the other replicas. 
Low complexity implementation. Denote by x"[n] 
the up-sampled version of x'[n], given by 
(2) x"[n]={O [k] otherwisef~176 
and by hD/a[n ] the filter impulse response. The filter out- 
put is given by 
(3) x ' [n ]  = 2 hDIA[m]x"[N-M] 
m 
If the filter impulse response has length Lo/A, there 
is only a single non-zero term in the sum in the right 
hand side of the above equation. Then, x"'[n] = 
hD/a[m]x'[k] where k = [n/LD/A] and m = n modulo LD/A. 
Therefore, the computational cost of the filtering opera- 
tion consists of one real product per output sample at 
rate fa" After the D/A conversion, the continuous-time 
signal y(t) is eventually up-converted to the RF carrier 
and sent to the antenna. 
II.2. Data Acquisition Card 
The data acquisition card is a PCI bus-mastering 
device permitting high-speed full duplex parallel trans- 
fer of digital data from an external device. It contains 
the necessary glue logic which connects the input (A/D) 
and output (D/A) sample streams as well as some control 
signals to the main CPU/DSP. A PCt architecture was 
adopted since it is the most general purpose bus archi- 
tecture and is used on most standard Pcs, as well as DSP 
systems. It consists of two components, namely a 
powerful Xilinx Field Programmable Gate Array (FPGA) 
XCV300 [12] and a bus-mastering PCI controller PLX9080 
[13]. The format is a ecI Mezzanine Card (PMC) to allow 
for integration into both embedded DSP architectures and 
ordinary PCS. A simplified overview of the DAQ is shown 
in Figure 3. 
Firmware on the FPGA for formatting and transfer- 
ring data via the DMA engines of the PLX9080 to the host 
(DSP, CPU) memory has been developed in VIaDL (Very 
High Speed Integrated Circuit Hardware Description 
Language). After an initial configuration phase, trans- 
fers are continuous and completely transparent to the 
host, who just "sees" a circular buffer containing 
samples acquired from or to be transferred to the exter- 
nal RF front-end. 
The basic components of the DAQ are the following 
1. Line Drivers/Receivers for transfer from external 
devices via ribbon-cables 
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Data Acquisition Unit - PMC format 
Cable Line Xilinx PCI9080 
Drivers/ !~ XCV300 ~ Bus Master 
Receivers FPGA Chip 
Local PCI Bus 
: - - - ~  DSP System 
FIG. 3. - -  Data Acquisition Unit. 
Unit~ d'acquisition de donnges. 
2. A reconfigurable FPGA-based 16-bit bi-directional 
interface external device (up to 30 Msamp/s 
full-duplex) 
3. A PCI bus-mastering controller for direct transfer of 
samples to/from memory (DMA) on PClbased signal 
processing units (e.g. DSP cards, high-performance 
PCS, workstations (SPARC, PowerPc, Alpha), embed- 
ded processor cards, etc.) 
4. A Processor Mezzanine Card (PMC) form-factor for 
maximum flexibility 
The FPGA is programmed via the PCI bus by serial 
download. 
PR{MARY PCI BUS 
I I .3.  Texas  Ins t ruments  TMSC6201 Imp lementat ion  
The embedded DSP architecture is based on a com- 
mercially available dual-DsP card (Spectrum Signal Pro- 
cessing Daytona [21]. The basic architecture is shown 
in Figure 4 and is centered around 2 Texas Instruments 
TMSC6201 fixed-point DSPS. These DSPS are capable of 
providing a maximum of 1600 M1PS each. Our DAQ is 
placed on the local PCI bus of the DSP board and trans- 
fers samples to/from both of the memory buffers on the 
DSPS busses. These buffers are used as temporary sto- 
rage as the internal (fast) memory of the DSP is rather 
small. The DSP DMA engines take care of automatically 
transferring data to their internal memory concurrently 
with the signal processing functions. One DSP is used 
exclusively for transmission functions and the other for 
reception. 
The DSPs are used for the front-end processing as des- 
cribed in the previous ections. Symbol rate data is trans- 
ferred via the pcI bus to the PC which hosts the DSP card. 
This data is processed by the Pentium and handles tasks 
PENTIUM PC 
FIG. 4. - -  Embedded DSP Architecture. 
Architecture DSP int~gr(e. 
such as Viterbi decoding, carrier frequency offset com- 
pensation, higher layer protocol stacks, etc. 
I I .4. RTL inux-based  Pc Imp lementat ion  
The second implementation does not rely on embed- 
ded DSPS. Here the DAQ is placed on the master PCI bus of 
a workstation, possibly multiprocessor, running the hard 
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real-time xtension to the Linux operating system, RTLi- 
nux[22]. The software radio runs in kernel space and is 
integrated into the tPV4 (Internet Protocol) subsystem of 
Linux as a network device. 
This x86 implementation makes use of the MMX 
(multimedia extensions) SIMD (single instruction multiple 
data) instructions for obtaining maximum processor effi- 
ciency for intensive DSP computations. All DSP routines 
use fixed-point arithmetic and are written in C with 
embedded assembly macros for time-critical code sec- 
tions. We typically make use of 
1. MMX packed 16-bit arithmetic (multiply, add, MAC, 
interleaving, etc.) 
2. loop unrolling 
3. software pipelining 
Because of the high-level software structure, this 
should be portable to other process or architectures 
(e.g. PowerPc, Alpha, etc.). For the same reason, it is 
easily portable to large-scale SMP (symmetric multi-pro- 
cessing) platforms which couid be useful for advanced 
base-station implementations. 
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UMTS-TDD 3GPP standard [14] and are now implementing 
a complete subset of layers 1 and 2 of the true standard 
(including 1.28 MChips/s version). The main difference 
of the current implementation is that the hardware por- 
tion provides a clock yielding a symbol (chip) rate of 
3.6864 Msymbols/s and not 3.84 Msymbotl/s. 
3.1. Frame/Slot structure 
The frame structure of this TDD implementation is 
shown in Figure 5. We see that each frame is composed of 
15 slots which can be arbitrarily distributed between 
up-link and downlink streams. The first slot in every frame 
contains the synchronization sequence and is by default a 
downlink slot. The synchronization sequence is used by 
the mobile terminals to obtain slot timing synchronization. 
III. DIGITAL SIGNAL PROCESSING 
This section gives an overview of some theoretical 
principles on which the platform software has been 
implemented. We have implemented variant of the 
3.2. Basic Transmitter structure 
The implementation f the transmitter allows for the 
generation a composite signal containing up to 8 
variable-rate, variable power data streams per slot. It is 
shown in Figure 6. The rates of the different streams is 
FRAME 
2 r4* . 1 2 ~694us S 
17e7 I 
) / / /  z/i ~ 256 
FIG. 5.  - -  Slot structure. 
Structure des crdneaux temporels 
UPLINK SLOT 
DOWNLINK SLOT 
~] . . . . . . .  aS DOWNLINK SLOT (with SYNC) 
v 
I - z - r l  
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Ao 
Y~k xa[k]6(n - 4Lo k ) - - - - - - l l ~ l ~ k  
E~ ~r[~]~(n - 4/,7/:) 
FIG. 6. - -  Bas ic  TX structure. 
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(b) System odel 
FIG. 7. - -  Alternative approach for IF up-conversion. 
Approche alternative pour la conversion en Ft. 
controlled by OVSF spreading sequences d~i[n ] and the 
amplitudes by A i. The choice of ~i[n] dictates the sprea- 
ding factor Li, which ranges from 2 n, n = 0..4. 
Two possible midambles, m[k], can be inserted 
having lengths of either 256 or 512 chips. These are 
superposition of either 3 or 8 cyclic shifts of a training 
sequence with a periodic extension. This structure allows 
for efficient channel estimation techniques based on the 
Fast Fourier Transform (EFT). 
The beginning of synchronization slots (only BS) 
contains a primary synchronization sequence Sp[k] of 
length 256 chips superimposed on the data. 
The composite signal is filtered by a 12-tap 
root-raised cosine FIR filter, p[k], which simultaneously 
up-converts the signal to a carrier frequency of n/2. To 
this end, we choose the sampling rate foac according to 
the classical expression 
f,F 
(4) foac-- f+ 1/-------4- for a positive integer 
Then, we generate the discrete-time r al signal 
(5) x'[nl=Re{x[n]eJ2X~/f~A,)n} =Re{j+-nx[n]} 
In this way, the periodic spectrum of x'[n] shows a 
spectrum replica centered at f/F (see Fig. 7(a)). After D/A 
conversion, a pass-band filter centered at fl F removes the 
other replicas, generating the desired IF modulated signal. 
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f' .IF 
(a) D/A frequency response without p-sampling 
, f  
/IF fe 
(b) D/A frequency response with up-sampling 
FIG. 8. - -  D/A frequency response. 
Rdponse n friquence de la CNA. 
The discrete-time modulation by fDAC/4 in (5) 
requires a negligible computational cost since it corres- 
ponds to change alternatively the signs of x[n] as can be 
noticed in expanding equation (5). In order to avoid alia- 
sing when taking the real and imaginary part, the sam- 
piing rate must satisfy also the conditionfDac >2W. 
I:~( ~2":/:')I kF 
f1F rate f, 
2, 
) 
the location of the start of a frame. This is achieved by 
filtering the bandpass received signal r[n] as 
f255 ] 255 
(6) rs[n]=[k~=oSp[k]5(n+4k)l* r[n]=~=oSp[k]r(n+ak ) 
and averaging the r,[nl 2 over several frames. The maxi- 
mum output of this filter is used to adjust the receive 
signal strength (via a variable gain IF amplifier) and syn- 
chronization is achieved when the maximum is greater 
than a pre-defined threshold. Note that this filtering ope- 
ration involves purely real quantities. This is typically the 
most computationally intensive part of the receiver 
front-end since it requires a fairly long filter operating at 
the sampling rate. The 3GPP standard uses a hierarchical 
FIG. 9. - -  Receiver front-end. 
T~te de rdcepteur. 
111.3. Rece iver  
In this section we analyze some of the theoretical 
aspects of the receiver signal-processing. In particular we 
give a description of the receiver front-end architecture 
shown in Figure 10. Then we focus on channel estima- 
tion, matched filter synthesis and symbol detection. 
111.3.1. Frame Synchronization 
Frame synchronization is achieved using a filter mat- 
ched to the primary synchronization sequence to estimate 
r [<n 
- -~[  Filter 1 . v l [n /4L l ]  
.... ~ l  Filter 2 "~ ~, 
~.," 
[ FilterU " - .  " ~ -vv[n /4Lu i  
'~. 
ESTIMATE CHANNELS 
. . . . . .  GENERATE MATCHED FILTERS 
(per slot computation 
-.  Initial Frame andSynchr~176 
Timing drift compensalion 
x 
x 
f! - : _ _ _  
FIG. 10. - -  Basic RX structure. 
Structure de base du rdcepteur. 
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1 m Of 
FiG. 11. - -  Primary Synchronization Processing. 
Traitement de la synchronisation primaire. 
structure for the primary synchronization sequence 
which allows the filter to be implemented asa concatena- 
tion of 2 FIR filters of length 16. A block diagram of the 
primary synchronization sequence is shown in Figure 11. 
I I I .3.2.  Channe l  est imat ion 
Here we consider the training-sequence based multi- 
user channel estimation procedure for block-synchronous 
COMA described in the UMTS/TDD standard. 
In this scheme users are roughly synchronized to a 
common time-reference and transmit the training 
sequence at the same time (user timing errors are inclu- 
ded as an effect of the channel and taken automatically 
into account by the estimation procedure). The maximum 
channel ength (including possible timing errors) is Q 
symbols and the training sequence sent by each u-th user 
is a cyclic shift of the same common base training 
sequence m = [m[0], re[l] ..... m[M - 111 r of length M 
symbols. This solution allows joint estimation of all user 
channels if M > QU, where U is the number of interfe- 
ring users. It is proposed and described in [16, 17] and 
with some modifications in [ 18]. The interested reader is 
referred to these papers and references therein for more 
details. 
Under these assumptions we can write the received 
signal sampled at frequency fADC = NJc during the M 
symbols panned by the training sequence as 
w=Mg+~ (7) 
where 
(8) w:  [w[0], w[1] .... w[MN c-  1]] r 
is the received signal, 
(9) _ r r r r g-  [gi ..... gu ..... gv] 
is a vector containing the channel impulse responses of 
the U users, 
(10) gu =[gu[Ol,gu[l] .... gu[QNc-l l] r 
is the u-th user channel filter vector and v is a vector of 
interference plus noise__samples, assumed to be white. 
The MNcXMN C matrix A is defined as 
(11) M=M| ' 
where (| denotes the Kronecker product and M is a cir- 
culant matrix containing all the possible cyclic sh__ifts (by 
columns) of the base sequence m. The matrix M is also 
circulant and it is unitary similar [19] to the diagonal 
matrix diag(-~-), where 
v J 
N c times 
and where c~ is the Discrete Fourier Transform (OFT) of 
CZ. After some algebra [18], it is possible to show that the 
Least Squares estimation of the overall channel impulse 
response g is given by 
(12) ~ = IDFT {Db~ w}- } 
where DFT and IDFT denote direct and inverse Discrete 
Fourier Transforms. The ratio of two vectors should be 
interpreted as the element-by-element division. 
This approach can be applied to both base-band and 
pass-band signals. The receiver can also use the a priori 
information that the signal bandwidth is limited to W. 
Notice that this operation in the frequency domain 
corresponds to low-pass filtering in the time domain, 
moreover it reduces the computational cost since only a 
part of the MN C products (by the element-wise inverses 
o f~ in (12)) are computed. Eventually, after the 1OFt, the 
processing ives the estimated channel complex enve- 
lope. The channel estimation procedure is summarized in
Figure 12. 
FIG. 12. - -  Channel Estimation and Matched Filter Synthesis. 
Estimation du canal et synthkse du filtre adaptd. 
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III.3.3. Matched Filter synthesis and data detection 
Given the channel estimates, we are then interested in
synthesizing a Matched Filter (MF) matched to the cas- 
cade formed by the user data spreading sequence, the 
chip pulse shape filter and the user channel. This is also 
shown in figure 12. The overall impulse response for 
code i is given by 
L. 1 
(13) f/(t)= 2 Oi[klg(t-k/fc) 
k=O 
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re-sampling techniques at both the transmitter and recei- 
ver front-end. These techniques have been studied in 
[15] and will be implemented in the next version of the 
software. 
IV. VALIDATION OF THE EXISTING 
PLAFFORM 
where L i is again the spreading ain. Using the sampled 
channel estimate g[k] we synthesize the discretetime fil- 
terfi[k] = fi(t) lt=k/fAvc matched to the overall response as 
follows 
(14) j~[k] = ~i[k] * g[k] 
In order to extract he data symbols we filter the 
received signal with the MF obtaining 
(15)  vi[k ] =r[k]  * j~*[-  k] 
In this setting r[k] is real while f/[k] is complex so the 
product requires two real multiplications. On the 
contrary the baseband samples of r[k] would be at half 
the sampling rate but would be complex. So the two 
complexities are identical. 
Notice that the signal after matched filtering is still 
pass-band and the symbol estimates after subsampling 
are given by 
(16) [~i[k] = vi[N N k] 
where vi[k ] is the complex envelope of the ME output. But 
since 
(17) vi[k] = (-j)kvi[k ]
substituting into (16) and for N C = 4 we get 
(18) [)i[k] = ( _j)u N, kvi[N N.k] = vi[4Nk ]
In this way the symbol estimates are given by 
sub-sampling the ME output at symbol rate without aking 
care of the demodulation. 
I I I .3.4. Car r ie r  synchronization and decoding 
The carrier synchronization is done at symbol 
rate with a classical decision directed algorithm 
[20]. The algorithm then takes a decision on the 
symbols and recovers the data (in our example a 
video stream). 
The platform described in this paper has been valida- 
ted by the transmission and the reception of two user 
full-duplex real-time video flows in an indoor environ- 
ment. Two H263 video streams are transmitted in parallel 
and decoded in real time. For this we use the following 
parameters: 
9 spreading factor 16 
9 bit rate 397 kbps (peak) per user 
9 TDD configuration: 1 Tx slot followed by 1 Rx slot 
(transmission is done every 2 slots) 
9 two synchronous full-duplex streams per slot 
9 RF band: 5 MHz at 2.1 GHz 
V. CONCLUSION 
This first demonstration shows that the architecture of
the platform is capable of sustaining real-time communi- 
cations and is thus promising for future developments. 
The platform is currently being enhanced and opened to 
both industrial and academic ollaboration. The enhan- 
cements will consist of 
9 support for multiple antenna transceivers 
9 more sophisticated signal processing algorithms 
9 multi user detection 
9 layer 2 (RLC,MAC) functionality 
Collaboration has already begun under the label of 
the RNRT (R(seau National de la Recherche en Tdld- 
communications) financing program organized by the 
French Ministry of Industry and Finance. Three pro- 
jects have been initiated covering the following 
topics: 
9 radio subsystem improvement (flexibility and sensi- 
tivity) 
9 compliance with the 3GPP UMTS/TDD specification 
9 higher-level protocol stacks 
9 integration to an Ipv6 experimental backbone 
I I I .3.5 Re-sampling 
The baseband processing algorithms uch as syn- 
chronization, channel estimation and data detection 
assume that the signal is sampled with an integer num- 
ber, N,  of samples per chip. In the current implementa- 
tion we set N c = 4. This solution avoids utilization of 
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